Normally, whenever a bus bridge sees a transaction on one particular bus that has to be forwarded to the other, the initial transaction should wait around right up until the forwarded transaction completes just before a result's ready. Just one notable exception occurs in the case of memory writes. In https://nathanlabsadvisory.com/pci-dss/